Chip Insights

Chip Insights

Home
Notes
Industry Perspectives
Computer Architecture
EDA and Software
Career Resources
Subscriber Letters
Context Caching (Video)
Archive
About

Computer Architecture

The Search for the Perfect Microarchitecture
Understanding Area, Power, and Performance using TinyXPU
 • Bharath Suresh and Avik De
The Art of Architectural Analysis: Utilization, Throughput, Latency
Putting TinyXPU Under the Microscope
 • Bharath Suresh and Avik De
Mapping Algorithms to Custom Silicon - Part 2
Running matrix multiplication on a TPU-style architecture
 • Bharath Suresh and Avik De
Mapping algorithms to custom silicon - Part 1
An introduction to the messy middle between software and microarchitecture
 • Bharath Suresh and Avik De
Understanding on-chip networks
How different components of your chip talk to each other
 • Bharath Suresh
Confessions of a static timing analysis tool
All about STA, from the horse's mouth
 • Bharath Suresh
Power essentials for a chip architect
All you need to know about power as a chip designer
 • Bharath Suresh
Caches Deep Dive - Part 2: Optimization Techniques
In part 1 of the Caches Deep Dive series, I covered some basic concepts in designing a cache.
 • Bharath Suresh
Caches Deep Dive - Part 1: The Basics
Introduction to caches
 • Bharath Suresh
What does CPU bitness mean?
When you look at CPU specs, one of the first things you would see is what's called "bitness" - 8 bit, 16 bit, 32 bit or 64 bit CPUs.
 • Bharath Suresh
The ISA Debate
If you have even remotely followed the processor industry, you would have heard about "ARM vs x86".
 • Bharath Suresh
In-Order Instruction Pipelining in Processors
Before going into this topic, I want to define the way I am using some terms here:
 • Bharath Suresh
© 2026 Bharath Suresh · Privacy ∙ Terms ∙ Collection notice
Start your SubstackGet the app
Substack is the home for great culture